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ABSTRACT
In this work, a novel diagnostic tool was developed in order to provide a measurement
technique for sidewall charging in high aspect ratio features exposed to a plasma
environment. Currently, high aspect ratio features, holes which are very deep but not very
wide, on semiconductor chips are used in order to create the cutting edge computer
memory that is used in everyday computers. However, during creation of these features by
plasma etching, charge build-up occurs on the sidewalls due to the plasma exposure and it
can divert the etch path. The result is that instead of finishing as strictly vertical features,
the holes have twists and are therefore defective, as they cannot make the correct electrical
connections. In order to study this behavior and its causes, a series of Diagnostics for
Etching and Charging (DECs) were created that can simulate high aspect ratio features
and record in-situ, real-time current measurements along the etch path. Using these DECs,
a complete view of the charging behavior inside the feature was accomplished and its
behavior as a function of chamber pressure, RF power and aspect ratio was explored.
These experiments were conducted in an Applied Materials oxide-etch chamber which is
used in industry for plasma etching of high aspect ratio features. This chamber, donated
from the Micron Technology Foundation, was capable of reproducing actual etch conditions
used in memory manufacturing but only inert argon gas was used during testing for safety
reasons. Using the inductively-coupled plasma source, the DECs were immersed directly
into the bulk plasma in order to receive a high flux of current which was subsequently
measured. The DECs were able to detect the incoming flux to the top, middle and bottom
of the simulated holes in order to determine the behavior of sidewall charging.
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CHAPTER 1
INTRODUCTION
For the past half century, there has been a greater role of computer technology in everyday
lives and this trend shows no sign of slowing down. At the heart of this proliferation of
technology is the integrated circuit (IC) and its continued minaturization. The integrated
circuit is the development of logic circuits and information processing into a product that
can be printed, through a series of steps, onto a silicon wafer. All the necessary
components are packaged together into a discrete computer chip which can be installed as
necessary. Over time, the number of circuits capable of being printed over the same area
has increased at an exponential rate which has allowed for faster and more complex devices
at a cheaper price. However, these advances are only made possible by a great deal of
research into understanding and overcoming the technological hurdles that are faced. This
thesis investigates one of these technological hurdles, sidewall charging, and how its
behavior is affected by processing conditions.
1.1 Development of Semiconductors thus far
1.1.1 An Introduction to Semiconductors
Semiconductors are a group of materials that conduct electricity better than insulators but
not as well as full conductors [1]. The extent to which they conduct electricity can be
significantly affected by conditions such as temperature and impurity content. This
flexibility in conductivity makes semiconductors a very useful class of materials with a
variety of applications. On the periodic table, semiconductors are located in and around
Column IV. Column IV semiconductors are called elemental semiconductors because they
1
consist of a single element (e.g. silicon or germanium) whereas seminconductors composed
of different elements (such as Column III and Column V) are called compound
semiconductors [2].
1.1.2 Semiconductor Usage
In 1948, three researchers (Bardeen, Brattain and Shockley) at the Bell Telephone
Laboratories developed the first bipolar transistor, which is widely regarded as the
beginning of the modern digital revolution [1]. After this invention, the use of
seminconductors became more and more prevalent in development of computing devices
with increasingly sophisticated designs. The next leap forward was the integration of
discrete devices (such as transistors, resistors and capacitors) into a single unit without the
need for separate wiring. This was accomplished independently in 1959 by Jack Kilby at
Texas Instruments and Robert Noyce at Fairchild [1]. By creating ICs, the number of
computing devices that could be manufactured at one time increased dramatically while
the cost remained approximately the same. The net effect was a plummet in the cost of
each IC and, with the ability to scale the manufacturing process up, the cost per IC would
continue to decrease.
1.1.3 Moore’s Law
The invention of the IC allowed for many identical devices to be manufactured at the same
time in an economical method with a theoretical path to scale up production by using
larger areas. However, developing larger substrates with the necessary purity levels and
upgrading all the manufacturing equipment to accommodate the new size was difficult and
expensive. These jumps in size are infrequent and only occur when it becomes economical
while maintaining the required quality levels. The alternative was to make better computer
chips by increasing the density of circuits for each chip while maintaining the same overall
size. The higher density circuits create higher efficiencies and higher processing speeds
which create a better overall product [1].
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The rate at which the circuit density increased was phenomenal, doubling roughly every
18 months, as seen in Figure 1.1.3. An engineer at Intel Corporation, Gordon Moore,
noticed this and wrote an article about it in an issue of Electronics Magazine in 1965 [3].
This observation is very well known and became a guiding force for the IC industry. Stated
in different ways in different areas, the core of the observation is that the number of
transistors per chip doubles about every 18 months. This has become known as Moore’s
Law (even though it is not actually a natural law) and has stayed on track for over 40
years, despite changes in technology over the decades.
Figure 1.1: Comparison of total transistor count for a selection of Intel computer chips
over the years [4]
But more than being a guiding force, Moore’s Law has become what IC chip
manufacturers use as their blueprint for product development. Various manufacturers from
around the world collaborate on designing the International Technology Roadmap for
Semiconductors (ITRS) which explicitly lays out the physical requirements for future chips
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and when IC technologies must be implemented [5]. This roadmap is updated every year
and is forecast out 15 years into the future. This 15 year window, according to Moore’s
Law, should be approximately 10 generations of computer chips or an increase in the
number of transistors per chip by a factor of 210.
1.2 Bottlenecks of continuing down Moore’s Law
Following Moore’s Law is not an easy task as it requires making a product at least twice as
dense, every 18 months. This involves shrinking the size of each IC into progressively
smaller footprints with progressively smaller feature sizes. This means that for every new
generation, the physical margin for error during fabrication becomes smaller and smaller.
The degree of precision must increase for every step in the process. Needless to say, this
requires a great deal of research in order to identify and fine tune the required processes.
Technology in any industry requires advances in processing and manufacturing to
improve the quality and capability, however few industries require such extreme planning
as the IC industry. The forecasting is so extreme that only the devices scheduled for
manufacture within the next few years are known how to be made. Beyond a few years,
the process may be known but is not ready for implementation. Typically, the solutions to
make the devices at the five year mark are not yet known. Figure 1.2 shows an example
taken from the ITRS for the “DRAM Interconnect Technology Requirements” (for an
explanation of DRAM, see Section 1.3), which is just one page out of dozens covering the
technologies involved in IC manufacturing. The figure lists the various required dimensions
or parameters for DRAM on the left and the value for that requirement for every year,
extending to the right [5].
From Figure 1.2 we can see that there are many technological hurdles quickly
approaching in the pursuit of Moore’s Law. As the limits of the technology are encroached
upon, new difficulties are encountered and must be solved. With a 15 year roadmap, there
is no time to rest after overcoming one challenge because there are already researchers
working on the next challenge in the queue. This thesis will examine a particular
technological challenge that comes with advanced DRAM configurations.
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(a) ITRS Requirements for DRAM
(b) ITRS Color Key
Figure 1.2: An example of the 2010 ITRS for a specific IC component [5]
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1.3 DRAM
Usually, when one thinks of the “computer chips” inside a computer, the first thing that
may come to mind is the main processor chip, such as a Pentium or Core 2 Duo, both of
which are manufactured by Intel Corporation [4]. These chips are predominantly what
determine a computer’s speed, or processing power. However, there are many other types
of intergrated circuit chips inside of a computer, all of which have a designated role. One
category of chips are the memory chips that deal with short term memory as opposed to
the long-term memory stored in a hard drive. These chips, referred to as the DRAM
(Dynamic Random Access Memory) of a computer, are manufactured using the same
techniques as the main processor but for a completely different purpose. Whereas the
processor is designed with logic circuits, DRAM is designed with storage circuits that can
store electrical charges, interpreted as data [1].
This stored electrical charge is what is interpreted as the “1”s and “0”s of digital
processing. There is, of course, a theoretical limit on the minimum amount of electrical
charge which can be reliably stored and read without significant errors and data loss.
Although exisiting technology is not yet at this minimum, sensing technology continues to
improve so that less and less charge is required. At the same time, the voltages used to
store the charge have been lowered in order to use less power. This combination of lower
charge storage and lower voltages has allowed the total capacitance of each DRAM cell to
stay roughly constant over time, as seen in Equation 1.1 where C is the capacitance, Q is
the stored electrical charge and V is the voltage [6].
C =
Q
V
(1.1)
This capacitance has remained approximately 50 femtoFarads (5x10−14 Farads), even
though the size of the storage cell has decreased. The capacitance equation (Equation 1.2)
shows that there are three components that can be changed to affect the overall
capacitance, where i is the permittivity of the insulator, A is the storage area and Ti is the
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insulator thickness.
C = i × A
Ti
(1.2)
The requirements of the same capacitance and a smaller footprint have led to an evolution
in DRAM design over many generations that focus on adjusting one of the three
parameters.
Figure 1.3 shows how the capacitance of DRAM has changed for successive generations
as compared to the unit memory cell and the total die size. The unit memory cell has
plummeted from over 10000 square microns to under 1 square micron, for an increase in
effective memory of one million. While the total area for the memory chip, known as the
die size, has edged up slightly from 10 to 100 square millimeters. Meanwhile, the
capacitance has stayed between 50 and 100 femtoFarads [6].
1.4 Evolution of DRAM Structure
As mentioned in the previous section and with Equation 1.2, there are three components
that can be adjusted in order to affect the capacitance of a DRAM circuit. As the design of
DRAM has evolved over the generations, each of these variables has been targeted in order
to achieve the required capacitance values while moving towards higher density circuits.
The initial generations of DRAM capacitors were essentially flat parallel-plate designs as
seen in Figure 1.4 [7]. As the requirements for the DRAM changed and microfabrication
techniques became more advanced, the design for the capacitor became more intricate and
evolved from a two dimensional design into a three dimensional design, built perpendicular
to the substrate surface [6]. By building the capacitors either into or on top of the
substrate surface, the same capacitance could be achieved using a smaller footprint.
These three dimensional structures fall into two categories: trench capacitors, which are
built into the substrate, or stacked capacitors which are built on top of the susbtrate [6].
Trench capacitors are fabricated by creating holes (see Chapter 2 on material removal
techniques) into the substrate surface, on the order of tens of microns deep. These holes
are located in a conducting material, such as polysilicon, that comprise one electrode of the
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Figure 1.3: Comparison of DRAM memory cell size, die size and capacitance for successive
generations of DRAM [6]
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Figure 1.4: Diagram of early generations of plate capacitors for DRAM. Adapted from [7]
capacitor. The inside of the hole is then coated with an insulating material that acts as the
capacitor dielectric and finally, a conductor is deposited, acting as the other electrode for
the capacitor. A diagram of a trench capacitor can be seen in Figure 1.5.
Stacked capacitors are similarly structured, only they protrude from the substrate
surface as seen in Figure 1.6. This means that the bottom contact is created on the
substrate surface and then the hole is etched into this electrode. The hole is then filled in a
similar manner to the trench capacitor [8].
For both the trench and the stacked structures, there is the requirement of a hole
(referred to as a via) to be made and then filled in with the capacitor components. As the
footprint for the capacitor shrinks, the aspect ratio (how depth of the via compared to its
diameter) increases. As described in Chapter 2 this aspect ratio (AR) plays an important
role in issues that arise during fabrication. In order to investigate these effects, the
Charging in Aspect Ratio Dependent Etching (CARDE) experiment was developed.
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Figure 1.5: Diagram of a trench capacitor for use in DRAM. Adapted from [7]
10
Figure 1.6: Diagram of a stacked capacitor for use in DRAM. Adapted from [7]
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CHAPTER 2
BACKGROUND
Before delving into the details of the CARDE experiment and its significance towards
improving our knowledge of plasma etching, it is important to understand the background
of plasma etching and why it is such a useful technique in the world of semiconductors.
2.1 Material Removal
In the simplest terms, IC manufacturing is a series of steps where sections of material
layers are added and removed. Conductors and insulators form the circuits and devices
which comprise a computer chip and these materials require different methods of removal.
When choosing what method of material removal to use, regardless of the technology
implemented, there are several issues to consider. First, one must know the removal rate of
the technique used. Material removal rate is defined as:
MRR = t/τ, (2.1)
where t is the thickness of the material removed and τ is the time required to remove that
thickness [9]. If the MRR is very small, and the thickness of the film to remove is large,
then the removal technique may be impractical due to the long processing time. On the
other hand, if the MRR is very large, and the desired film to remove is very thin, then
there may not be enough control in the removal technique.
Another issue that is of concern is the selectivity of the removal process. The
selectivity, s, of a removal process is how well it removes the desired material as compared
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to how well it removes the material that should remain. Mathemtically, this is defined as:
s = MRRA/MRRB (2.2)
where MRRA is the MRR for the material that is being removed and MRRB is the MRR
for the material that should remain. The higher the selectivity of the removal process, the
easier it is to implement in a useful manner while reducing damage to the surrounding film
[10].
The final significant concern in a material removal process is its anisotropy. Isotropy is
a measure of how directional the removal process is. An isotropic removal method will
remove material in every direction at an equal, or near equal, rate. An anisotropic process
will remove material at a faster rate in one direction vs another. Depending on the
situation, the isotropy of a removal process may be of critical importance or insignificant.
2.2 Chemical Etching
Chemical etching is a material removal process that has been used for decades in the
semiconductor world due to its relative simplicity and effectiveness. Chemical etching
involves exposing a surface to a chemical agent which then reacts with the surface and
removes the material. In wet chemical etching, the etchant is in a liquid form and is coated
onto the surface in question and the etch product dissolves into the liquid. In dry chemical
etching, the etching is conducted in a vacuum chamber and the etchant is in the gas phase,
with the etch product being volatile and able to be pumped away.
Chemical etching, in either the wet or dry form, is a desirable form of material removal
due to its simplicity and therefore low cost. All the process requires is that the surface be
exposed to the etchant and possibly substrate heating in order to accelerate the chemical
reaction. For wet etching, the resources needed are the liquid etchant, a container to etch
in, and a rinse facility in order to quench the etch. These are all straightforward and
require minimal capital investment. Dry chemical etching is only slightly more resource
intensive in that it also requires a chamber, a gas delivery system and vacuum pumping.
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In regards to the criteria mentioned in Section 2.1 chemical etching tends to have a
high MRR and can have high selectivity, depending on the chemical recipe used. However,
chemical etching is an isotropic process and therefore will remove material in all directions
at about the same rate. In the early days of IC semiconductor manufacturing, this was not
an issue due to the size of features being produced. Figure 2.1 illustrates an exaggerated
view of how for features which are wide but shallow, extra lateral etching can be minor.
But as feature sizes decrease, extra lateral etching becomes more and more problematic. In
the figure, the isotropic etching of the substrate on the left causes the feature to be roughly
50% wider than the intended opening size of the photoresist. For the same lateral etch
rate, but a smaller intended opening size in the photoresist, the narrower feature ends up
being 200% larger than the goal.
It became clear that a different material removal process was needed.
Figure 2.1: Exaggerated diagram depicting two etch situations with the same etch depth
and lateral etch rate. On the left, a wide feature sees an overetch of 50%. On the right, a
narrow feature sees an overetch of 200%.
2.3 Sputtering
Sputtering is another material removal method which uses charged ions and accelerates
them towards the surface in order to knock off surface atoms. This is a purely physical
removal method which involves transferring the energy from the impacting ion into the
surface atoms. The energy cascades from atom to atom and can eventually eject an atom
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from the surface. The sputtering MRR is dependent on several properties including the ion
energy, the relative size of the ion to the atoms being impacted and the incident angle of
the ions. The following equations for sputtering yield, γ, which is the number of atoms
ejected per incident ion, are applicable when 0.2 ≤ Zt/Zi ≤ 5 with Zt, Zi  1 where Z
refers to the atomic number of the target atoms and incident ion [11]:
γsput ≈ 0.06Et
√
Zt
(√
Ei −
√
Ethr
)
, (2.3)
where:
Zt =
2Zt
(Zi/Zt)2/3 + (Zt/Zi)2/3
, (2.4)
and Ethr is the threshold energy of sputtering. For mass ratios Mi/Mt ≥ 0.3 the threshold
energy can be approximated as [12]:
Ethr ≈ 8Et (Mi/Mt)2/5 . (2.5)
Sputtering has the benefit of having high anisotropy because the ions are accelerated
normal to the surface and the sputtered atoms are ejected back out of the bulk. This
anisotropy is needed to create smaller feature sizes, however sputtering has some severe
drawbacks. For one, the selectivity of sputtering can be relatively low because the removal
is not based on a chemical reaction, but on the relative size of the ion versus the atoms.
With two similarly sized atoms next to each other, a chemical might react much differently
to the two but the sputtering yield will be similar [13]. The yield, however, does depend on
the chemical bond energy for the atoms and therefore this can play a large role besides just
atomic size. The second drawback to sputtering is that it has a low MRR due to the fact
that for each impinging ion, the probability of ejecting an atom is less than 1. Therefore it
takes a great many ions in order to remove significant amounts of material. In addition,
since ion sputtering is typically done from a focused beam, the beam would need to raster
across the entire wafer surface in order to clear away all of the desired material. In short,
although sputtering has high anisotropy, the slow speed and poor selectivity of the process
make it uneconomical for large scale IC manufacturing.
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2.4 Plasma Etching
The ideal removal method would combine the speed and selectivity of the chemical etching
processes with the anisotropy of the sputtering process. In many ways, this is what plasma
etching is: the best of both worlds. It is the material removal process used in modern IC
fabrication when making small features.
2.4.1 Origins of Plasma Etching
The originators of plasma etching are Drs. John Coburn and Harold Winters, who were
research scientists at the IBM Research Laboratory. It had been noticed previously that in
electron microscopy chambers, carbon contamination could be removed by electron
irridation in an oxygen environment. Similar enhanced etching had been witnessed in other
situations and therefore Coburn and Winters performed experiments to quantify the effect
and investigate what caused this behavior [14].
Their breakthrough experiment examined the etch rate of silicon under three conditions:
exposure to XeF2 gas, exposure to Ar
+ ions and both the gas and ions. They measured the
etch rate by depositing a few microns of silicon onto a quartz crystal microbalance (QCM),
a device which can sense small changes in deposited mass, and recording the removal rate
during exposure. Figure 2.2 shows the dramatic results from their experiment, with the
combined effect of the Fluorine gas compound and Argon ions increasing the silicon etch
rate by a factor of eight over the sum of the individual etch rates [15].
2.4.2 Plasma Etching Theory
Although plasma etching is a combination of physical sputtering and chemical etching, how
the two mechanisms interact to have such a profound effect on the etch rate is not clear.
Physical sputtering, by itself, has had extensive study and is thought to be well
understood. Meanwhile, there are several steps during a chemical etching process which
have been studied and modeled with sufficient accuracy. These steps can be summarized
as: 1) nondissociative adsorption, where the etchant molecule adsorbs to the material
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Figure 2.2: Silicon etch rate when exposed to combinations of XeF2 gas and Ar
+ ions,
showing the greatly enhanced etch rate when both techniques are used simultaneously [15]
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surface; 2) dissociative adsorption, where the etchant molecule dissociates itself while still
adsorbed to the material surface; 3) formation of products molecule, where the chemical
reaction occurs and a volatile species is created, but still adsorbed to the material surface;
and 4) desorption of product molecule, where the volatile product desorbs from the surface
[15]. However, how ion bombardment affects these steps is still being studied.
Some effects are generally agreed upon, even if they do not necessarily play a large role
in every plasma etch reaction. First of all, ion bombardment causes surface lattice damage
which increases the number of potential bonding sites for adsorbing molecules.
Furthermore, these bonding sites can be reaction sites between the adsorbed molecule and
the surface material. Another effect of the energetic ions is to create chemical reactions
which can reform bonds and make molecules which can more easily desorb from the surface.
For instance, the energetic ions can seperate a large molecule into several smaller molecules
which are more mobile and do not require as much energy to desorb from the surface. And
a third effect, which may play a small role, is that the ion sputtering removes material and
therefore the remaining surface is able to achieve a higher chemical etch rate [16].
2.4.3 Advantages of Plasma Etching
There are several advantages of plasma etching over other material removal processes.
First of all, the anisotropic behavior allows for small features to be etched without
degradation of the design. This is critical for the manufacture of modern IC layouts which
would otherwise be unproducible. In addition, although plasma etching has anisotropy like
sputtering, the MRR is considerably higher and the etching can be done to the entire wafer
at the same time which makes plasma etching economical for large scale production. A
third positive attribute of plasma etching is the large number of variables which can be
adjusted in order to optimize the etch conditions. Parameters of the gas flow, such as flow
rate and composition, and parameters of the plasma, such as formation method, ion energy
and bias, can be optimized for each required etch. This flexibility of plasma etching allows
it to be used for a variety of materials and feature sizes [17].
18
2.4.4 Inhibitor Assisted Etching
The anisotropic material removal behavior of plasma etching can be harnessed in order to
create very high aspect ratio features by using special gas chemistries that deposit material
as well as remove it. A gas recipe can be chosen so that not only does the plasma deposit
an insulating polymer on all surfaces of the substrate, but the polymer also has a low
chemical etch reactivity in the selected recipe. However, in areas where the surface is
bombarded by ions, the polymer is sputtered away and plasma etching occurs as normal.
The way that this is beneficial for high aspect ratio etching is that in a hole, the bottom of
the feature is bombarded by ions while the sidewalls get very few ions, due to the ions
being accelerated normal to the susbtrate surface. This results in a polymer build-up on
the sidewalls while the bottom of the feature is continually etched [10][18].
Using this method of depositing a polymer on the sidewalls, deep features with straight
sidewalls can be created. Both of which are desirable characteristics in the world of
microfabrication [9]. However, the fact that the sidewalls develop an insulating coating can
lead to other issues, as will be discussed in Section 2.5.
Once the etch is completed, the gas chemistry is changed to a recipe that has a high
chemical reactivity with the polymer coating so that it can cleaned from the sidewall
surfaces without the need of ion bombardment.
2.4.5 Disadvantages of Plasma Etching
Plasma etching does have some drawbacks such as the high initial capital cost involved to
create a plasma etching system. For instance, there must be a vacuum chamber with
multiple gas inputs and vacuum pumps as well as the plasma source itself. As the IC
designs have evolved, with smaller features and larger substrates, the complexity of the
plasma etching systems has also increased which has thereby added to the cost. The
positive aspect of this is that after the initial investment, operating costs tend to be low.
Another disadvantage of plasma etching is that it requires a volatile etch product which
can be pumped away. This means that etch gases are limited to those which can form a
volatile product with the material being removed and with satisfactory MRR and
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selectivity (which are determined by the other process parameters.) With these limitations,
finding the correct gas chemistry can be difficult.
2.5 Plasma Etching Defects
Another issue that is of concern in plasma etching is the creation of defects during the
etch. Defects are imperfections in the formation of the features as compared to the
designed feature and can lead to malfunctions in the IC device. One of the main goals of
the IC industry is to eliminate or greatly reduce the number and severity of defects in their
product. Defects are weak points in the finished product and can cause chip failures much
earlier than expected and therefore reduce the efficiency and/or computing power of the
device. Following are several different types of defects that can occur in plasma etching.
Many of the defects described are due to charge build-up on feature surfaces during
etch. There tend to be these charge imbalances due to the difference in trajectory profiles
for electrons and positively charged ions. Electrons are much less massive than ions and
zip around in the plasma at high velocity. Due to their speed they are affected by applied
substrate bias voltage and the plasma sheath to a much smaller degree than the more
massive ions. This leads to an isotropic velocity profile with the electrons having an equal
likelihood of going in any particular direction.
Figure 2.3: Comparison of velocity distributions between a typical electron and positive
ion. Drawing not to scale.
In contrast, ions move at lower velocities and are more affected by substrate bias and
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the plasma sheath. They are accelerated normal to the substrate surface and have very
little lateral velocity, absent of interference. The net effect of these two particle behaviors
is that electrons are more likely to be present at the tops of features, where the electrons
hit the feature sidewalls, and ions are more likely to be present at the bottoms of feature
due to their large normal velocity [19]. Figure 2.3 depicts the difference in velocity profiles
of the two particles. A more thorough explanation of the particle behavior will be covered
in Section 3.1.
2.5.1 Microtrenching
Microtrenching is a phenomenon where the bottom corners of a feature exhibit a slightly
higher etch rate than the rest of the feature bottom. This results in small microtrenches at
the bottom edges of the trench itself, hence the terminology. The cause of microtrenching
is non-normal ion bombardment of the feature bottom when ions are deflected from the
feature sidewall. From Section 2.3 we know that ions impacting at an angle off normal
have a higher sputtering yield than ions impacting normal to the surface. Therefore, these
slightly deflected ions remove more material and create a slightly higher etch rate close to
the feature sidewall [20]. Figure 2.4 shows an SEM image of microtrenching at the bottom
of a feature.
2.5.2 Notching
While microtrenching is enhanced etching at the bottoms of features parallel to the
sidewall, notching is a defect that occurs at the bottoms of features and is perpendicular to
the wall. Notching occurs at the interface with an underneath insulator due to diverted ion
paths from the charged insulator. The ions are directed towards the sidewalls and begin to
remove material. Figure 2.5 shows two SEM images from a silicon etch which ended
against an SiO2 insulator. From the top, the etch appears to have formed very well.
However, when the underlying layers are removed in order to show the bottom of the
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Figure 2.4: SEM image of microtrenching at the bottom of a feature. The right half of the
image is the feature sidewall and the left half is the feature bottom [20]
feature, the notching defect can be seen [20].
2.5.3 Bowing
Bowing is a defect which sees enhanced etching not at the bottom of the feature, but in the
middle of the feature, causing the middle to bow out. The sidewall etching is a result of
ions being deflected, either from collisions, diffraction or due to charge build-up on
surfaces. The bowing is influenced by the charging in the feature, either from the sidewalls
or from a masking layer. Therefore, bowing is also sensitive to the aspect ratio of the
feature. Figure 2.6 shows an SEM image of silicon etched by SF6 at 25mTorr and -120V
RF bias [21]. Not only do the sidewalls bow out, but the bottom of the feature becomes
more rounded as well.
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Figure 2.5: Two SEM images showing notch defects. Trenches were etched in silicon until
stopping at an insulator layer. The SEM image on the left shows the top view of the
features, which look to be good etches. The SEM image on the right, which shows the
bottom view of the trenches, illustrates the notching [20].
Figure 2.6: SEM image of features etched in silicon by SF6 with bowed sidewalls. Etched
at 25mTorr and -120V RF bias [21]
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2.5.4 Microloading
Microloading is another plasma etching defect that can occur and it depends on the
density of features being etched. During the plasma etch, for a given volume of space there
is a finite amount of chemical etchant available. If there is a high density of features being
etched, then there may be insufficient etchant to properly remove the material and
therefore the etch rate is lowered. The effect can be that on the same wafer, in areas with
different feature densities, the etch depths of features will vary with dense features being
shallower [20].
(a) Negative Charge Build-up on
Top Edges
(b) Electron Repulsion (c) Ion Diversion
Figure 2.7: Electron shading process: (a) Negative electric charge builds up at the top of
the feature (b) Low-energy electrons are repelled by the negative charge (c) Positive
electric charge builds up at the bottom of the feature and diverts incoming ions, thereby
stopping the etch. Hatched arrows indicate the paths the charged particles would follow if
there was not a charging issue.
2.5.5 Electron Shading
Electron shading is a defect that occurs due to the charging effects from electrons and ions.
Normal plasma etching behavior has ions and electrons present at the bottom of features
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so that there is no net charge in the features. However, due to the difference in velocity
profiles, electron charges collect around the entrance to a feature and build-up a negative
charge while ions traverse down the feature and continue etching. This accumulation of
negative charge at the top then repels incoming low-energy electrons which might
otherwise have traveled down the feature and neutralized ions at the bottom of the feature.
If the bottom of the feature is an insulator, the ions collecting at the bottom form an
increasing positive repulsion field. This accumulated charge can then divert the paths of
future incoming ions and stop the etch prematurely [20]. Figure 2.7 illustrates the steps in
the electron shading defect with the hatched arrows indicating the paths the charged
particles would follow if there was not a charging issue.
2.5.6 Twisting
The final defect discussed here is the focus for this research and it is referred to as twisting
or corkscrewing. It is similar to other defects mentioned such as notching and electron
shading in that it is the result of built-up charge diverting the etch path but it focuses
exclusively on the etching of vias, or holes, with high aspect ratios. Due to a charge
imbalance, the ions are diverted away from the bottom of the feature and begin to etch the
sidewall. However, the etch continues in a directed path, away from the intended normal
orientation. Further discussion of the twisting defect is covered in Chapter 3. An SEM
image of the twisting defect in DRAM etching can be seen in Figure 2.8 with the red lines
indicating the desired etch paths as compared to the resulting feature.
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Figure 2.8: SEM image of twisting defect in DRAM etching. Micrograph courtesy of
Micron Technology
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CHAPTER 3
PREVIOUS WORK
Before discussing the specifics of this project, it is first important to go over the current
understanding of the issues involved and the previous work that has been done in this field.
The two topics that need to be discussed are 1) the causes and effects of charge build-up
and 2) measurement techniques that have been utilized to measure charging.
3.1 Microcharging
The root cause of the microcharging seen in plasma etching is the difference in velocity
profiles of the electrons and ions in the plasma. This was touched upon in Section 2.5 and
illustrated in Figure 2.3. Electrons enter the plasma sheath with an isotropic velocity
distribution, with an equal likelihood of moving in any directions. Ions, on the other hand,
are already at the Bohm velocity after they travel through the pre-sheath [16]. The Bohm
velocity, ub, is:
uB =
√
kBTe
Mi
, (3.1)
where kB is the Boltzmann constant, Te is the electron temperature and Mi is the mass of
the ion. This velocity is strictly normal to the substrate surface and is larger than the
parallel (thermal) ion velocity, ux, defined as:
ux =
√
kBTi
Mi
, (3.2)
with Ti being the thermal ion energy. As the ions cross through the sheath, they continue
to accelerate normal to the substrate surface with no enhancement of the parallel velocity.
Electrons, on the other hand, are decelerated in the normal direction and even repelled,
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resulting in a broadened velocity profile. The net result of this is that, at steady state, the
flux of electrons and ions to a segment of flat surface are equal (in order to maintain charge
neutrality) but the direction of the fluxes is quite different [22]. This can be seen in Figure
3.1 where the flux of ions, Ji, to a surface segment, ∆ S, is normal to the surface while the
flux of electrons, Je, to the same segment comes in at an angle.
Figure 3.1: Diagram showing that fluxes of ions and electrons to a flat surface segment are
equal, but with different incident angles [22]
For flat surfaces, there is no build-up of charge on surfaces. However, once features are
introduced, some of the flux of particles is blocked and this tends to interfere with the
electron flux more than the ion flux because of the angle of incidence. The ion flux is more
likely to be normal to the surface and therefore is not blocked while the electrons arrive at
the surface at an oblique angle and any obstruction will block their path. This behavior
can be seen in Figure 3.2 where a vertical feature has eliminated half of the electron flux to
the substrate surface and therefore there is a net positive charge on the substrate. While at
the same time, the sidewalls of the vertical feature receive a larger electron flux than ion
flux and develop a net negative charge [22].
Putting two vertical features next to each other makes a via or a trench and further
reduces the electron flux to the space between them. In this scenario, ions are still
28
Figure 3.2: Diagram showing the effect of a vertical feature on the flux of charged particles
and the resulting charge build-up at different locations [22]
impinging on the bottom space but very few electrons are able to do so. Therefore a large
positive charge builds up between the vertical features and starts to repel subsequent ions.
Meanwhile, the electrons create a large negative charge on the sidewalls near the tops of
the features which can repel electrons which might otherwise travel to the bottom of the
features and neutralize accumulated positive charge, and divert incoming (or repelled) ions
[22]. This is the electron shading process discussed in Section 2.5.5 and is diagrammed
again in Figure 3.3
One of the key issues to understand from this behavior is that as the AR of the
confined space increases, fewer electrons reach the bottom and the accumulated negative
charge at the top has a more pronounced effect on incoming ions and electrons. So an
increasing AR leads to more charging issues and subsequently, more etching problems.
One of these problems, which stems from electron shading, is called RIE-lag and results
in the premature stopping of the etch. There are four factors that contribute to RIE lag
[23], starting with a decrease in the supply of incident reactive ions as well as neutral
species/radicals. Both of these limit the etching behavior. Added on top of this is
deposition of reaction products from the masking material and the gas-phase plasma. And
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Figure 3.3: Diagram showing the effect of two vertical feature next to each other with the
accumulation of positive charge on the substrate between the features and negative charge
on the sidewalls near the top [22]
finally, the redeposition of non-volatile etching reaction products. Re-iterating, RIE-lag
seems to be strongly dependent on the AR of the feature, with larger AR having a greater
probability of premature etch stop. Matsui, et al. used Monte Carlo simulation to predict
that etch stop becomes an issue with AR greater than 7 [24].
Although charge can build up at the bottoms of features, there are mechanisms which
can neutralize the charge over time. For instance, ions at the bottoms of vias can migrate
upwards along the sidewalls and recombine with electrons, even for an insulating material
[25]. This is because even the insulating walls become slightly conductive when in contact
with a plasma. In the other direction, charge can also leak through the remaining
insulating film being etched to an underlying conductive layer, such as the silicon wafer.
This can only be accomplished when the remaining material underneath the feature is very
thin or when the material has been compromised by ion bombardment damage [25].
30
3.2 Charge Measurement Techniques
Although charging on surfaces has been assumed to be the culprit behind many of the
defects seen in plasma etching, the theory needs to be corroborated with measurements.
The literature reveals two different methods of charging detection for features in an etching
environment. The first technique is called Contact Potential Difference (CPD) and it
“measures an AC voltage VPDM induced on a reference electrode, located in the wafer’s
vicinity, by an oscillating shutter placed between the electrode and the wafer.” [26] This
AC voltage is proportional to the built-up charge on the wafer surface. The benefits of the
CPD technique are that it can quickly take measurements and is non-contact, so there is
no interference with the actual charge build-up. However, CPD can only be done after the
plasma exposure and results depend on how soon after plasma exposure measurements are
taken. This can be useful when investigating the time dependence of charge neutralization
[25] but it cannot give a glimpse at the real-time charging behavior.
The second method of charge detection has been developed at Tohoku University in
Japan and is able to do real-time in-situ measurements[27]–[30]. The diagnostic has been
microfabricated on a silicon wafer, much like normal IC manufacturing, with vias etched
into silicon dioxide and polysilicon electrical contacts at the tops and bottoms of the vias.
These electrical contacts are connected to wires which lead outside of the chamber so that
the voltages can be measured. Figure 3.4 shows a schematic of the diagnostic in place
inside a plasma chamber. One can see that the chamber uses an RF inductively-coupled
antenna to generate the plasma as well as an RF bias on the wafer chuck. However, the
published papers only look at the DC components of the voltages by using a combination
of RF filters, tuned to the drive and bias frequencies, as well as fast Fourier transforms.
The on-wafer diagnostic can be fabricated with different sized vias, and therefore
different ARs, in order to investigate the effect on charge build-up. In the following three
figures the voltages for the top and bottom electrodes are shown for two different aspect
ratios, 5 and 15, and varying RF bias power. Figure 3.5 shows that for a lower AR, both
the top and bottom of the vias have a negative potential, but that the bottoms are less
negative. This corresponds to a greater accumulation of negative charge near the top of the
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Figure 3.4: Schematic of on-wafer charge monitoring device developed at Tohoku
University[27]
device while there are more ions reaching the bottoms of the features.
Figure 3.6 shows the results for the AR=15 case, where the bottom of the features
actually has a positive voltage, indicating more positive ions than electrons, while the top
of the features still has a negative potential, which corresponds to there being the
negatively-charged electrons. For this case, the potential at the top is slightly less negative
than the AR=5 case, possibly indicating repulsion of additional electrons with the higher
aspect ratio.
Figure 3.7 is effectively the compilation of the previous two figures, displaying the
voltage difference between the bottoms of the features and the tops. For 0W RF bias used,
the voltage difference using the lower AR is slightly larger, but for all other RF bias cases
the higher AR has the higher potential difference. This can be interpreted as there being
more net positive charge in the bottoms of features, which corresponds well with the
present theory.
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Figure 3.5: Potentials at the top and bottom of features on an on-wafer monitoring device
with AR=5 [29]
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Figure 3.6: Potentials at the top and bottom of features on an on-wafer monitoring device
with AR=15 [29]
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Figure 3.7: Potential difference between the bottoms and tops of vias for AR of 5 and 15
[29]
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CHAPTER 4
THEORY
The twisting defect seen in high aspect ratio etching is of concern to the future of DRAM
manufacturing and needs to be better understood. In order to investigate the effect of
plasma conditions and aspect ratio on sidewall charging (a key contributor to the twisting
defect, as seen in Chapter 3) a series of diagnostics were developed that can measure the
net incident current at the top of a via, the middle of a via and the bottom of a via. A
detailed description of these diagnostics can be found in Section 5.6.
These diagnostics can measure the net incident flux to each level of the via as a
function of time and therefore can measure the time lag between peak current for each
level. There should exist a time lag between the peak currents for each level, just based on
the physical distance between the electrodes. Ions approaching the diagnostic are
accelerated through the sheath with the Bohm velocity, as seen in Equation 4.1, where uB
is the Bohm velocity, e is the elementary charge, Te is the electron temperature of the
plasma and M is the mass of the ion.
uB =
√
eTe
M
(4.1)
This can be simplified, by putting in appropriate units, to Equation 4.2 where Te is in
electron volts, Ar is the ion mass in atomic mass units, and the velocity is in cm/sec.
uB = 9.8× 105
√
Te
Ar
[
cm
sec
]
(4.2)
The transit time is then simply calculated by dividing the travel distance by the ion
velocity, as seen in Equation 4.3
t =
distance
uB
(4.3)
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There are three variables that will be tested during these experiments, in order to
explore their effect on sidewall charging. The sidewall charging will manifest itself in terms
of the amount of current reaching the bottom of the holes and the time it takes for the ions
to transit down the holes. The three variables tested will be aspect ratio, RF power and
pressure.
4.1 Aspect Ratio
From the previous work outlined in Chapter 3 it is known that the aspect ratio of the vias
has a significant effect on the sidewall charging characteristics. With a higher aspect ratio,
the current reaching the bottom electrode should be reduced, both due to geometrical
factors and due to more electron shading. More electron shading means that more ions are
diverted away from a normal trajectory inside the holes and therefore more sidewall
charging occurs. Even the ions that do reach the bottom will be slowed down by the
trapped charges. When examining two vias experiencing the same plasma but with two
different aspect ratios, the via with the larger aspect ratio should register fewer charges
reaching the bottom of the via and it should take longer for the charges to register.
4.2 RF Power
When higher RF powers are used, more energy is delivered to the plasma and therefore the
ions have more energy and are subsequently traveling at a greater velocity. This should
increase the current reaching the bottom of the features because the charged particles are
diverted less by sidewall charging. Figure 4.1 illustrates how higher vertical velocities can
affect the amount of charge reaching the hole bottom. An ion starting at the top of the
hole, positioned along the center axis, will have some vertical velocity, vz, as determined by
the Bohm velocity, as well as some radial velocity, vr, due to a combination of initial
non-normal velocity as well as sidewall charging. For simplicity, it will be assumed that vr
is constant along the entire depth of the hole.
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Figure 4.1: Diagram depicting azimuthal and radial velocities of an ion entering a via
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From the figure, d is the distance to the bottom of the hole and r is the radius of the
hole. This means that in order for the ion to reach the bottom of the feature, instead of
the sidewall, then the transit time from the top to the bottom must be less than or equal
to the transit time from the center to the sidewall. Equation 4.4 shows this relationship
where tz is the vertical transit time and tr is the radial transit time.
d
vz
= tz ≤ tr = r
vr
(4.4)
Knowing that the AR = d
2r
we see the relationship between the aspect ratio and the
velocities in Equation 4.5
d
r
= 2× AR ≤ vz
vr
(4.5)
This means that if the vertical velocity increases by a factor of 2, it has the same effect
on the current reaching the bottom of the via as halving the AR.
In addition, due to the greater speeds, there is less of a delay for the charged particles
to reach the bottom, as seen in Equation 4.3.
4.3 Pressure
Higher pressures represent a higher density of gas molecules in the environment and result
in a decrease in the average distance a particle will travel between collisions with other
particles. This distance, called the mean free path, is determined by Equation 4.6 where λ
is the mean free path distance, n0 is the neutral gas density and σ is the ion-neutral
collision cross-section.
λ =
1
n0 σ
(4.6)
At room temperature of 20/circC, n0 = 2.47×1020× P , where P is the pressure
measured in Torr and the density is in units of m−3. [31] Using a σ of 5× 10−19 m2 [16], the
resulting mean free path pressure dependence is seen in equation 4.7 where λ is in meters.
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λ =
.061
PmTorr
(4.7)
These collisions slow down the particles, requiring a longer time to travel down the via,
and reduce the amount of current that reaches the bottom of the via.
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CHAPTER 5
EXPERIMENTAL SETUP
In order to investigate the relationship between the AR of holes and the sidewall charging
that occurs during exposure to plasma, an experimental apparatus was developed that can
both generate the required plasma and measure real-time, in-situ sidewall charging. This
apparatus, referred to as the CARDE experiment, also allows for control of the gas
pressure as well as the delivered power in order to quantify how these parameters affect the
sidewall charging.
5.1 Vacuum Chamber
The vacuum chamber used for the CARDE experiment is a silicon oxide etch module from
an Applied Materials cluster tool. In an industrial fabrication setting, several modules
would be connected in a cluster to a central transfer chamber. Wafers would be passed, by
robotic arm, from the transfer chamber to the individual modules in order to be processed
with an individual step. Process steps could include silicon oxide etch, silicon nitride etch,
metal etch, and material deposition. This particular module is from the Applied Materials
Centura 5200 line which was introduced circa 1998.
As seen in Figure 5.2, the interior of the chamber primarily consists of a wafer chuck
designed for 200mm wafers and a dielectric dome. The wafer chuck is composed of an
insulating material, has the capability for RF biasing, and is designed to be in the middle
of the generated plasma. The dielectric dome is used to generate an inductively coupled
plasma by having two RF antennas on the outside (atmosphere side) which transmit their
electric field through the dielectric to excite gas molecules on the vacuum side.
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Figure 5.1: Diagram of CARDE chamber vacuum pumps, pressure sensors and gas control
Figure 5.2: Cross-section schematic of CARDE chamber showing the inner and outer
antennas, the dielectric dome, the placement of plasma, the wafer chuck and the position of
the vacuum pumps
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Figure 5.3: Photograph of inner and outer RF antennas when they are removed from
dielectric dome and positioned upside down. Antennas are coated in an insulator to
prevent shorting. Rings of bulbs are heating lamps which were not used during the course
of the CARDE experiments.
Figure 5.4: View of argon plasma inside CARDE chamber, confined between dielectric
dome and wafer chuck surface
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5.2 RF Source
Figure 5.5: Astex 80-S10-HP RF Rack for CARDE chamber
The RF power rack for the chamber consists of three interlocked RF power supplies
which can be operated independently for the two different RF antennas and the RF bias on
the wafer chuck. The entire RF system is an Astex Model 80-S10-HP. The two RF drivers
for the antenna are labeled for the Inner Source (i.e. antenna) and Outer Source and are
run at frequencies of 2.3+/-0.1MHz and 2.0+/-0.1MHz, respectfully. The reason for the
variable frequency is that the matching networks for the two RF antennas use fixed
components which are designed to make an approximate match while the RF drivers make
small changes in the delivered frequency to make the best match. This variable frequency
method can be done manually or set to automatically adjust via dynamic feedback.
In contrast, the RF bias power supply is designed to use a variable matching network
and therefore provides a fixed bias frequency of 13.56 MHz.
The Outer Source is able to output as much as 5000W while the Inner Source can
output 3000W and the RF bias 5000W. However, typical RF powers used during
experiments are on the order of several hundred watts.
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5.3 Vacuum Pumping System
The CARDE chamber uses two different types of vacuum pumps in order to achieve the
necessary level of vacuum. One pump is a dry rough pump which is capable of pumping
from atmospheric pressure down into the mTorr range and the other is a turbomolecular
pump which is able to produce a high level of vacuum inside the chamber.
5.3.1 Dry Pump
The CARDE chamber uses one rough pump in order to evacuate the main chamber as well
as provide vacuum backing for the turbomolecular (turbo) pump. The particular rough
pump used is an Alcatel ADP 81 series which is capable of reaching an ultimate vacuum
level of 6.7 mTorr and can pump 1336 liters of gas per minute [32]. The ADP 81 is a dry
rough pump, meaning that the process gas does not come into contact with the lubricating
oil of the pump. This enables the pumping of reactive or corrosive gases without any
potential damage to the rough pump. Although experiments up to this point have only
used inert gases, the use of a dry pump allows for flexibility in future experiments with the
CARDE tool.
5.3.2 Turbomolecular Pump
The rough pump is able to pump the CARDE chamber down to several mTorr in pressure
but this is insufficient for two reasons. For one, at a base pressure of a few mTorr there are
significant background gases, such as oxygen and water vapor, which can influence
experiments and therefore need to be brought down below the mTorr level. The second
reason is that when processing gases are introduced, the pressure immediately increases
and a rough pump alone would be insufficient to maintain the desired process pressure.
Therefore a turbo pump is used to bring the base chamber pressure down to the 10−6 Torr
range. A turbo consists of a series of rotors which spin at very high revolutions in order to
propel gas molecules further downstream of the turbo where they are accumulated and
pumped away by the rough pump. The turbo pump on the CARDE tool is a Shimadzu
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TMP 2003 which spins at 27,000 rotations per minute and can pump 2000 liters/sec of
nitrogen gas [33]. Due to the size and rotation speed of the rotors, the bearings on the
turbo magnetically levitate the drive shaft in order have the least amount of friction
possible.
5.4 Pressure sensors
A variety of pressure sensors are used on the CARDE chamber in order to monitor the
pressure during different phases of operation. These sensors roughly correspond to
monitoring the pressure during pump down, during plasma processing and determining the
ultimate pressure.
5.4.1 Convectron
Granville-Phillips model 275 convectron gauges are used to monitor pressures from
atmosphere down to the single mTorr range and there is one located on the main chamber
and one on the turbo foreline. A convectron works by having a heated wire held at a
constant voltage and connected to a monitoring circuit. As heat is transferred from the
wire to impinging gas molecules, the resistance of the wire decreases with a resulting
increase in current due to Ohm’s law. A convectron gauge is calibrated so that a particular
pressure of known gas results in a particular current [34]. Since the convectron gauge is
dependent on a substantial number of gas molecules being present to convect the energy
from the wire, the gauge is only able to be used from atmospheric pressure down to the
single mTorr range, but with decreased accuracy.
5.4.2 Baratron
Typical process pressures for a plasma system are between one and one hundred mTorr,
which is exactly the range where a convectron is the least accurate. In order to monitor
the pressure during experiments, a baratron (also called a capacitance manometer) is
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employed. The particular model of baratron used on CARDE is a MKS 627A and has a
range from 100mTorr to 1mTorr. A baratron works by having an internal diaphragm which
flexes due to the pressure difference between the gauge’s internal resevoir and the chamber.
As the diaphragm flexes, the capacitance of an internal circuit changes and is correlated to
the chamber pressure [34].
5.4.3 Ion Gauge
An ion gauge was used on the vacuum chamber on a temporary basis, from time to time, in
order to monitor the ultimate pressure that the chamber could attain. An ion gauge is able
to monitor pressures from 10−4 Torr to below 10−10 Torr and is therefore able to measure
pressures lower than either a convectron or a baratron. However, due to the nature of the
CARDE chamber and how experiments are conducted, monitoring of the ultimate pressure
is an unneccesary practice much of the time. The CARDE chamber uses many o-ring seals
(which are more prone to leaks) and the chamber is opened on a regular basis, both of
which limit how low the chamber pressure can reach. For this reason, an ion gauge was
used to determine what the ultimate pressure of the chamber was and then was removed in
order to open up space on the chamber flanges. An ion gauge works by having a heated
filament that boils off electrons, through the photoelectron effect, which then ionize gas
molecules. The electrons are collected on one electrode and the postively charged ions are
collected on a different electrode. The resultant current measured on the ion collector is
proportional to the gas density in the chamber which is then interpreted as a pressure [34].
5.5 Gas Delivery
Process gas is introduced into the CARDE chamber through a mass flow controller (MFC)
which can meter out a precise volume of gas per minute. Each MFC is calibrated for a
specific gas, typically nitrogen, with a maximum flow rate. A different gas can be used
with a nitrogen MFC, but a conversion factor must be used in order to calculate the
maximum flow rate of the new gas. The MFC used on CARDE is a Celerity model Unit
47
1661e with a rated flowrate of 90 standard cubic centimeters per minute (sccm) of
nitrogen. CARDE uses argon gas through the MFC and therefore the maximum flow rate,
with argon’s conversion factory of 1.39, is 90 x 1.39 = 125.1 sccm.
5.6 DECs
In order to understand the build-up of charge on via sidewalls during plasma etching, a
diagnostic was necessary that could measure differential charging in-situ. A tool called a
Diagnostic for Etching and Charging (DEC) was developed and is designed to model a
single via, as would be found on a microchip, but on a macroscopic scale. A series of DECs
were made to simulate different aspect ratio vias, which Chapter 2 explains has a
significant effect on charge build-up.
5.6.1 Theory
The basic principles of the DEC are to simulate a via; have ions and electrons from the
plasma pass down through the via; and then measure the distribution of charge build-up at
various depths along the via. The assumption is that electrons will move isotropically while
the positively-charged ions will accelerate through the plasma sheath and be directed
perpendicular to the DEC surface. In this way, there will be excess electrons near the tops
of the simulated vias and excess ions near the bottoms of the vias. With higher aspect
ratio vias, the charging differential will be more pronounced because there is a lower
probability that the isotropic electrons will be able to reach the bottoms of the vias.
5.6.2 Design
The DECs consist of an insulating cylindrical shell with six layers of alternating, insulating
and conducting cores arranged in such a way that the bottom of the DEC is insulated and
the top is conducting. A hole is bored through the center axis of the cores, with different
diameter holes for different DECs. In addition, there are electrical access holes drilled into
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the sides of the DEC in order to connect electrical leads for measuring current. A model of
a DEC can be seen in Figure 5.6. The cores provide a very snug fit inside of the insulating
shell in order to prevent any plasma exposure around the core perimeter and the electrical
connections have a similar configuration that plugs the open holes. The entire DEC
construction is designed in order to prevent ions or electrons from errantly reaching the
middle or bottom conducting cores with the only exposure coming down the center axial
hole. This configuration is necessary in order to have a known exposed surface area for
doing comparisons between different DEC aspect ratios.
Figure 5.6: Cutaway 3D model of DEC showing central hole and access for electrical
connections
A total of four DECs were created in order to explore the effect of AR on sidewall
charging. Three of the DECs were made with vias in place while the fourth one had no
holes and acted as a control DEC in order to measure the displacement current, as will be
explained in Section 5.6.5. Since all of the DECs are made with the same dimensions
except for the holes, the AR can be adjusted by varying the hole diameter with all other
conditions being kept the same. Table 5.1 lists some of the specifics of the four DECs.
Two different aspect ratios were investigated in this experiment (ARs of 5 and 10) as
well as the effect of having two holes with an AR of 10. The reason for testing multiple
vias with the same aspect ratio was to explore the effect of collection areas on the sidewall
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Table 5.1: Hole Diameters and Aspect Ratios for DECs
DEC “Name” Hole Diameter [mm] Number of Holes Aspect Ratio
1.28 1.28 1 10
2.56 2.56 1 5
2x1.28 1.28 2 10
Blank N/A 0 N/A
Figure 5.7: Photograph of all four DECs inside of a case with spare gold electrical
connectors
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Table 5.2: Collection Areas for each DEC
DEC Number of Top Electrode Middle Electrode Bottom Electrode
Holes Area [mm2] Area [mm2] Area [mm2]
1.28 1 518.3 12.87 1.29
2.56 1 527.3 25.74 5.15
2x1.28 2 529.9 25.74 2.57
Blank 0 506.7 N/A N/A
charging. For instance, the 2x1.28 DEC should measure twice the current of the 1.28 DEC
because it has the same AR but twice the collection area for each electrode. But
comparing the collection area for the 2.56 DEC results in different relationships for the
different electrodes. Table 5.2 lists the exposed collection areas for each of the DECs.
What this table shows is that if there is no sidewall charging then there should be a
distinct relationship between the measured currents corresponding to the collection areas.
For instance, the current measured on the bottom electrode of the 1.28 DEC should be half
of that measured on the bottom electrode of the 2x1.28 DEC and a quarter of that
measured on the bottom electrode of the 2.56 DEC. Meanwhile, the measured currents on
the middle electrodes for the 2.56 and 2x1.28 DECs should be the same.
Additionally, for the top electrode, the effective collection area for each DEC is
approximately the same. The variation in the area of the top electrodes is about 2%, which
is negligible. This difference in areas is reduced even further when taking into account a
very fine stainless steel mesh that is secured to the top electrode, covering the holes. This
mesh is electrically connected to the top electrode and has such small openings that it acts
to prevent plasma formation inside of the vias while still allowing atoms and charged
particles to pass through with 30-40% transparency. If plasma were to be generated inside
of the vias, this would create ions and electrons beyond the point at which sidewall
charging would affect their trajectories. This would effectively neutralize the entire point of
the DECs. By eliminating plasma formation inside the vias, the only currents measured on
the middle and bottom electrodes will be from charged particles generated in the bulk
plasma and accelerated down through the via.
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5.6.3 Materials
The basic material requirements for the DECs to be successful are that they must be
composed of a good electrical conductor and a good insulator. However, there are several
engineering issues that must be addressed besides the electrical conductivity. First of all,
both materials need to be machinable in order for the via and the electrical connection
points to be put in palce. Secondly, the cores are pressed into the insulating shell and
therefore there must be an elastic give to prevent shattering any component. Thirdly, the
coefficients of thermal expansion must be low so that the DECs do not form gaps after
being exposed to plasma for long periods of time. Finally, because several DECs are
required to be made with different aspect ratios, the materials must be somewhat
inexpensive.
The materials that were finally chosen for the DECs were copper for the conductor and
polytetrafluoroethylene (PTFE) which is more commonly known by the brand name
Teflon. Copper is a very good electrical conductor, is easily machined, is not brittle and is
cheap in small quantities. Teflon is a good insulator, is very easily machined, is not brittle
and is cheap. Since these two materials fulfill all the criteria, they have been used on all
CARDE experiments to date.
5.6.4 Data Collection
In order to monitor the flux of ions and electrons that travel down the DEC via, a system
was developed that uses an oscilloscope to measure and record the net current to each
conducting layer of the DEC simulataenously, and in real time. The three DEC layers (top,
middle, bottom) each have an electrical lead imbedded in them which connects to a
kapton-coated coaxial cable. Each of the three cables is identical in assembly and length in
order to reduce environmental influences on the resultant signals. The three cables are
bundled together inside of a grounded shielding braid that extends from the DEC to the
chamber wall. The shielding braid is in place to reduce the effect of the RF plasma, in
which the DEC and cables are immersed, on the resulting signal. At the chamber wall, the
cables emerge from the grounding braid and are connected to a double-ended BNC flange.
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This style of flange ensures that the outer conductor remains grounded and that there is no
unwanted plasma exposure to the center conductor.
On the outside of the flange the BNC connections are attached to three identical 3-foot
long BNC cables which are connected to an oscillscope. The oscilloscope can handle four
different channels simultaneously. The key to being able to measure the current from the
DECs is that the oscilloscope channels are set to 50 Ohm termination (as opposed to 1
MOhm termination.) This means that the DEC electrodes are effectively grounded
through a small resistance and the oscilloscope displays the voltage drop across the 50
Ohm resistor. Voltage drop across a resistor divided by the resistance is equal to the
current through the resistor. Therefore, with the DEC electrodes connected to the 50 Ohm
terminated oscilloscope, the net current reaching each electrode can be measured and
recorded. Figure 5.8 shows the electronics setup for the DECs.
Figure 5.8: Electronics setup for CARDE experiment showing a DEC being exposed to
plasma in the vacuum chamber and the monitoring of the resultant current on an
oscilloscope
5.6.5 Real Current and Displacement Current
One of the critical requirements for being able to understand the nature of sidewall
charging using the DECs is being able to accurately measure the current to each electrode.
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Unfortunately, this can be complicated due to there being real current, produced from
incident ions and electrons, and there being displacement current, induced by the changing
electromagnetic fields. When there are electromagnetic waves present, such as those found
in an RF generated plasma, the waves will produce a current on conducting materials that
has nothing to do with moving charges but rather a changing electric field [35]. For this
experimental setup, the displacement current is especially prevalent due to the close
proximity of the DECs to the RF antenna, the DECs being immersed in the plasma, and
the cables from the DECs extending through the plasma. This last issue, the cables, is why
the cables are wrapped in a secondary grounding braid. By having the grounded shielding
in place, the RF waves are attenuated and therefore the displacement current is minimized.
The shielding may limit the displacement current, but the blank DEC is what is used in
order to quantify the displacement current so that it may be subtracted out after the fact.
The blank DEC does not have any holes and therefore does not have any real current
reaching the middle or bottom electrodes. This means that any current indicated on the
middle or bottom electrodes is solely displacement current and not related to sidewall
charging. These values can then be subtracted from the signals of the other three DECs in
order to obtain the real current for these electrodes. This post-process analysis is shown in
Chapter 6.
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CHAPTER 6
RESULTS AND DISCUSSION
Five different experimental plasma conditions were tested using the DEC diagnostics in
order to investigate the effect of pressure and plasma power on sidewall charging. These
five conditions included three different pressures (15mTorr, 20mTorr, 40mTorr) as well as
three different RF powers (300W, 400W, 500W.) The conditions are listed in Table 6.1.
For each plasma condition, each of the four DECs was exposed to the plasma and
measurements recorded.
6.1 Methodology
The most straightforward method for testing the DECs would be to operate them in
parallel. Meaning, have all four of the DECs immersed in the plasma and take
measurements from each DEC for each plasma condition at the same time. However, it
was discovered that placement of the DECs inside of the chamber had a very strong
influence on the measured values. Plasma non-uniformity would cause two identical DECs
placed next to each other, with a center-to-center separation of roughly 30mm, to have
results that differed by as much as 50%.
In order to eliminate the variability caused by DEC placement in the chamber, a serial
Table 6.1: Experimental Pressure and Plasma Conditions
Pressure RF Power
15mTorr 300W
20mTorr 300W
40mTorr 300W
20mTorr 400W
20mTorr 500W
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testing regimen was used with each DEC being tested one at a time. The exact DEC
outline was marked inside the chamber so that each DEC could be placed in the same
location, within 1 or 2 millimeters. Repeatability tests were conducted where a DEC
measurement was taken in the plasma, followed by the chamber being vented and the DEC
being removed and then replaced within the outline. The chamber was then brought back
down to vacuum and the DEC measurement re-taken. This process was repeated several
times in order to identify the DEC placement error. Testing showed that placement error
was less than 5%.
6.2 Filtering
Figure 6.1 shows a typical trace from a DEC, showing the raw voltage measurements from
the top, middle and bottom electrodes. The bottom electrode has the largest magnitude
signal, due to its proximity to the wafer chuck. The top electrode has the next largest
magnitude due to its exposure to the plasma. Finally, the middle electrode has the
smallest magnitude signal.
Several important features should be noted in this figure. First of all, every recorded
measurement has three peaks and two valleys in each electrode trace, with a frequency of
13.56 MHz. The number of waves provided enough recorded data to show stability in the
signals while still maintaining high temporal resolution and the frequency in signal is due
to the RF generator. However, in addition to the generator frequency, there is also a higher
frequency noise signal of a smaller magnitude. This noise signal is relatively minor
compared to the magnitude of the bottom electrode signal, but is highly disruptive when
analyzing the top and middle electrode signals.
Therefore, it is necessary to filter out this high frequency signal in order to accurately
examine the signal time and magnitude changes due to plasma conditions. This was done
by running the raw data through a 10th order Butterworth filter (cutoff frequency of 20
MHz) code using MATLAB analysis software. The 10th order Butterworth filter was
chosen because it is the most accurate built-in filter that MATLAB has, with the drawback
that it is processor-intensive. The cutoff frequency of 20 MHz (meaning frequencies higher
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Figure 6.1: Raw voltage measurements of the 1.28mm DEC in a 300W, 15mTorr plasma.
These signals are representative of typical results seen by the DECs in a plasma.
than 20 MHz are filtered out) was chosen due to it providing a high level of matching with
the raw signal with a low level of distortion in the resulting signal. However, even with the
appropriate precautions, this filter protocol did routinely elevate the magnitude of the
third peak. Therefore, in all further analysis using the filtered data, the third peak is
ignored. Figure 6.2 illustrates the result of the filtered signal as compared to the raw signal
for the top electrode of the 1.28mm DEC in a 300W, 15mTorr plasma.
In order to quantify the induced error caused by the filtering, a comparison between the
peak times and values for the raw and filtered data was performed. The time index and
peak value were found for the first two peaks for every trace, both raw and filtered. Then
the percent error was calculated by using the standard method seen in Equation 6.1.
%Error = 100%×
∣∣∣∣∣RawValue− FilteredValueRawValue
∣∣∣∣∣ (6.1)
For all measurements, the error in the time index was less than a hundreth of one
percent. This is such a small variation that it can be assumed that all time peaks are
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Figure 6.2: Comparison between the raw and filtered voltage measurements for the top
electrode of the 1.28mm DEC in a 300W, 15mTorr plasma.
accurate. For the peak values, the average error, maximum error and standard deviation
were found for each electrode and the results can be seen in Table 6.2. With the largest
average error being 6.18%, the filtered peak values can also be said to be a reasonable fit
for the raw data and therefore for the subsequent calculations, the filtered data (both time
and value) will be used.
Table 6.2: %Error for Peak Values
Top Electrode Middle Electrode Bottom Electrode
Average Error 2.70% 6.18% 0.84%
Maximum Error 5.13% 15.68% 1.84%
Standard Deviation 1.56% 3.61% 0.43%
6.3 Peak Values
After the filtering process, the result is a collection of raw voltage signals with clearly
identifiable peak values and time indices. These raw voltage signals, for all four DECs,
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must then take into account the effect of displacement current and be converted from
voltage signals to current signals. The first step in this process is to identify the raw peak
values for each electrode for each DEC for each plasma condition. These peak values can
be seen in Figure 6.3, Figure 6.4 and Figure 6.5.
These figures allow several conclusions to be drawn. In Figure 6.3 the raw voltage for
the top electrode of the blank DEC is approximately the average of the raw voltages of the
top electrodes for the other DECs. This means that all of the top voltages are approimately
the same, no matter the plasma conditions. This is not unexpected because the top
electrodes for all the DECs are all approximately the same: large electrode surface area
with minor differences in hole area and with an identical conducting mesh over the holes.
Figure 6.4 shows that for the middle electrodes, the blank DEC values are smaller than
for the other DECs, indicating that the combined real and displacement current for the
1.28mm, 2.56mm, and 2x1.28mm DECs are all larger than just the displacement current of
the blank DEC alone. In addition, there is a consistent hierarchy between the DEC values,
with the 2x1.28mm DEC having the largest values, followed by the 2.56mm DEC and then
the 1.28mm DEC.
For the bottom electrode, seen in Figure 6.5, the results are similar in that the
2x1.28mm DEC has the largest values, followed by the 2.56mm DEC. However, the
1.28mm DEC values are very close to, or even lower than, the blank DEC measurements.
This indicates that very little or no current is reaching the bottom electrode for the
1.28mm DEC.
The next step in the analysis is to account for the displacement current measured by
each of the DECs by subtracting the values of the blank DEC from the other three. As
mentioned previously, the blank DEC will only pick up displacement current on the middle
and bottom electrodes while the top electrode will have approximately the same
measurements as the top electrodes for the other DECs. After the voltages corresponding
to the real current have been found, these must then be converted into the actual currents
by dividing by the 50 Ohm termination on the oscilloscope. For convenience, these
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(a) Raw voltage peaks vs pressure for top electrodes
(b) Raw voltage peaks vs RF power for top electrodes
Figure 6.3: Raw voltage peaks for the top electrode of each DEC vs (a) Pressure and vs
(b) RF Power. Some error bars hidden by data markers.
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(a) Raw voltage peaks vs pressure for middle electrodes
(b) Raw voltage peaks vs RF power for middle electrodes
Figure 6.4: Raw voltage peaks for the middle electrode of each DEC vs (a) Pressure and vs
(b) RF Power. Some error bars hidden by data markers.
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(a) Raw voltage peaks vs pressure for bottom electrodes
(b) Raw voltage peaks vs RF power for bottom electrodes
Figure 6.5: Raw voltage peaks for the bottom electrode of each DEC vs (a) Pressure and
vs (b) RF Power. Some error bars hidden by data markers.
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currents are then converted into millamperes.
RealCurrent[mA] = 1000
[
mA
A
]
× CorrectedVoltage[Volts]
50[Ohms]
(6.2)
The currents for each electrode and DEC are shown in Figures 6.6, 6.7 and 6.8.
These figures show the net current reaching each electrode vs each set of plasma
conditions, but as discussed in Section 5.6.2, there are significant differences in the
collection areas for each electrode. The different attributes and collection areas were listed
in Table 5.1 and Table 5.2, showing that the collection area for the bottom electrode can
be 10-20% of the collection area of the top electrode. Therefore, the currents need to be
normalized by the collection area in order to find the net flux to each electrode. These
current fluxes can be seen in Figures 6.9, 6.10 and 6.11.
6.3.1 Peak Value Correlation with Theory
Chapter 4 discussed, theoretically, how each of the three variables (AR, RF Power, and
Pressure) should affect the peak magnitude of the current reaching each of the electrodes.
For the top electrode, the current flux for each DEC should be approximately the same due
to the collection areas being approximately the same. However, the DEC measurements
show significant differences in the collected fluxes, with the 2.56mm DEC receiving the
largest amount, followed by the 1.28mm and then the 2x1.28mm.
For the middle electrode, the current flux for the 1.28mm and 2x1.28mm DEC should
be almost the same because they have the same AR and the normalization should account
for the 2x1.28mm having twice the collection area. Figure 6.10 shows that instead, the
1.28mm DEC has a current flux over 50% larger than the 2x1.28mm DEC for different
pressure regimes and closer to a 20% larger flux over different RF power regimes.
Meanwhile, the 2.56mm DEC has a flux lower than either of the other two DECs (except
for the 500W, 20mTorr case) which is expected because fewer incoming ions should be
diverted by sidewall charging in the low AR case.
For the bottom electrode, the largest current flux was for the 2x1.28mm DEC and yet
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(a) Current peaks vs pressure for top electrodes
(b) Current peaks vs RF power for top electrodes
Figure 6.6: Current peaks for the top electrode of each DEC vs (a) Pressure and vs (b) RF
Power. Some error bars hidden by data markers.
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(a) Current peaks vs pressure for middle electrodes
(b) Current peaks vs RF power for middle electrodes
Figure 6.7: Current peaks for the middle electrode of each DEC vs (a) Pressure and vs (b)
RF Power. Some error bars hidden by data markers.
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(a) Current peaks vs pressure for bottom electrodes
(b) Current peaks vs RF power for bottom electrodes
Figure 6.8: Current peaks for the bottom electrode of each DEC vs (a) Pressure and vs (b)
RF Power. Some error bars hidden by data markers.
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(a) Current flux peaks vs pressure for top electrodes
(b) Current flux peaks vs RF power for top electrodes
Figure 6.9: Current flux peaks for the top electrode of each DEC vs (a) Pressure and vs
(b) RF Power. Some error bars hidden by data markers.
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(a) Current flux peaks vs pressure for middle electrodes
(b) Current flux peaks vs RF power for middle electrodes
Figure 6.10: Current flux peaks for the middle electrode of each DEC vs (a) Pressure and
vs (b) RF Power. Some error bars hidden by data markers.
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(a) Current flux peaks vs pressure for bottom electrodes
(b) Current flux peaks vs RF power for bottom electrodes
Figure 6.11: Current flux peaks for the bottom electrode of each DEC vs (a) Pressure and
vs (b) RF Power. Some error bars hidden by data markers.
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Table 6.3: Electron temperatures for selected plasma conditions in units of eV. Error ±
0.1eV
Pressure 300W 400W 500W
15mTorr 2.6
20mTorr 2.5 2.7 3.1
40mTorr 2.3
the 1.28mm DEC, which should have the same flux, had an actual flux approximately 8
times smaller. The 2.56mm DEC, which should be influenced the least by sidewall
charging, had a flux closer to the 1.28mm DEC. It should be noted that the flux to the
bottom electrode was larger than the flux to the middle electrode for all DECs. This
bottom flux was between 1 and 2 orders of magnitude larger than the middle electrode
flux, showing that even for the AR=10 cases, the fraction of ions being diverted to the
sidewalls is relatively small.
In terms of trends, Chapter 4 described how higher pressures should result in more
collisions and therefore less current reaching the bottom electrode, possibly diverted to the
middle electrode. For 15 mTorr, the mean free path is 4.1mm, for 20mTorr the mfp is
3.1mm and for 40mTorr the mfp is 1.5mm. For the 12.8mm deep hole for the DECs, the
40mTorr case should experience approximately 8.5 collisions which is about 2.7 times more
than the 15mTorr case and the resulting current flux should be reduced by that same
factor.
For the middle electrode, from a pressure of 15mTorr to a pressure of 40mTorr, the
1.28mm DEC registers an increase in current flux of 8% while the 2x1.28mm and 2.56mm
DECs see decreases in current flux of 17% and 30%, respectively. For the bottom electrode,
all three DECs see decreases in the current flux. The 2x1.28mm DEC registers a 11%
decline, the 2.56mm DEC sees a 22% decline and the 1.28mm DEC has a 30% decline.
For the increase in RF power, it is important to know the electron temperature in order
to calculate the resulting ion velocity. A langmuir probe was used in order to measure the
plasma parameters (such as Te and ne) for the experimental conditions. Table 6.3 shows
the electron temperatures for each experiment and Table 6.4 lists the Bohm velocities in
cm/sec as computed using Equation 4.2.
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Table 6.4: Ion Bohm velocities in units of 105 cm/sec. Error ± 0.05×105 cm/sec
Pressure 300W 400W 500W
15mTorr 2.50
20mTorr 2.45 2.55 2.71
40mTorr 2.33
For 20mTorr, the RF power increase from 300W to 500W yields an increase in ion
velocity of 10.6%, a relatively modest boost. For a change this small, a resulting increase
in the current flux may not be measurable.
6.4 Peak Times
The other subject under investigation in this experiment is how do the plasma conditions
affect the temporal behavior of the different DECs. Starting from the filtered data with the
peak times and values in Section 6.2 it is apparent that there are distinct differences
between when the peaks appear for each electrode.
The peak on the top electrode can be thought of as independent of plasma condition or
which DEC is being used. It is a zero point in time against which the middle and bottom
peaks can be measured against. The only thing that matters is the delay time between the
middle electrode and the top electrode or the bottom electrode and the top electrode.
These delay times will vary, depending on the plasma conditions and the DEC being used.
From Chapter 4, the peak values should occur on the middle and bottom electrodes
after the top electrode due to the transit time of the ions down the DEC holes. However,
in Figure 6.12 and Figure 6.13 the delay times shown represent how long the peak of the
top electrode signal occurs after the middle or bottom electrode peak. The fact that the
top electrode peak occurs after either of the other two electrodes can be seen in Figure 6.1.
The delay times between the top and middle electrodes are larger than the delay times
between the top and bottom electrodes indicating that the maximum ion current flux
reaches the middle electrode first, then the bottom electrode and only then is registered on
the top electrode.
In addition to the counter-intuitive order of the peaks, the magnitude of the delay is
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(a) Time peak delay between Top and Middle Electrodes vs pressure
(b) Time peak delay between Top and Middle Electrodes vs power
Figure 6.12: Time peak delay between Top and Middle Electrodes for each DEC vs (a)
Pressure and vs (b) RF Power. Some error bars hidden by data markers.
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(a) Time peak delay between Top and Bottom Electrodes vs pressure
(b) Time peak delay between Top and Bottom Electrodes vs power
Figure 6.13: Time peak delay between Top and Bottom Electrodes for each DEC vs (a)
Pressure and vs (b) RF Power. Some error bars hidden by data markers.
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also unexpected. The delays seen in these figures are on the order of several nanoseconds.
However, from Equation 4.3 and Table 6.4, the calculated transit time from the top
electrode to the middle and bottom electrodes is approximately 2.61 microseconds and 5.22
microseconds, respectively. These calculated transit times are 1000 times longer than the
peak delays measured.
However, there are trends apparent in the data that reflect the change in pressure and
the change in RF power. If ions are slowed down as they travel down the DEC hole, then
the delay between the middle or bottom peak and the top peak will shrink. If the ions
move faster, then the top peaks will be delayed even further after the other electrodes.
As discussed earlier, an increase in chamber pressure should slow the ions down due to
the increased number of collisions. This result is seen in both Figure 6.12a and Figure
6.13a. While with increasing RF power, and the associated elevated Te, the ions should
move faster. This can be seen with the increasingly longer delay times in Figure 6.12b but
the result is less clearly discernable in Figure 6.13b where the delay times are flat or
decreasing for the 1.28mm and 2x1.28mm DECs.
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CHAPTER 7
CONCLUSIONS
As integrated circuit devices continue down the path of Moore’s Law and become
increasingly smaller, small manufacturing defects will play an increasingly larger role in
limiting progress. In the case of DRAM, via twisting during plasma etching of high aspect
ratio features is a problematic defect that distorts features and causes improper electrical
connections. This twisiting phenomenon is caused by feature sidewall charging and in
order to understand how to mitigate the twisting, an understanding of the charging
behvior is needed. By using a series of Diagnostics for Etching and Charging (DECs), this
work has shown how sidewall charging is affected by chamber pressure, RF power and the
aspect ratio of the vias exposed to plasma.
7.1 Summary of Results
The results presented in Chapter 6 show that the DECs can measure the incoming current
to different levels along the depths of the holes. These currents are affected by the chamber
pressure, the RF power used and aspect ratio of the DEC holes. The experimental results
and theoretical predictions presented in Chapter 4 showed a high degree of correlation for
some conditions, however there were other instances in which there were significant
differences.
For instance, when comparing the theory and the results for the flux to the middle
electrode, the theory correctly predicts that the 2.56mm DEC will have a lower flux than
either the 1.28mm DEC or the 2x1.28mm DEC. But at the same time, the 1.28mm and
2x1.28mm DECs fluxes should be equal and yet the 1.28mm DEC registers a larger flux as
seen in Figure 6.10. There are also discrepancies in the theoretical predictions and the
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experimental results for the flux to the bottom and top electrodes. For the bottom
electrode, the 1.28mm DEC and 2x1.28mm DEC should have the same flux, but the DEC
with two holes actually shows an eight-fold increase in flux, seen in Figure 6.11. For the
top electrode, seen in Figure 6.9, the fluxes should be approximately the same but the
2.56mm DEC has a larger flux than the other DECs.
These differences between the theoretical predictions and the experimental results can
be explained by a few physical issues. First of all, as mentioned in Section 6.1, the
placement of the DEC in the chamber affected the measured signals. Although every
attempt was made to place each DEC in the same position for every test, there was some
variation from run to run. In addition, this placement error affected how the 2x1.28mm
DEC measured signals as compared to the DECs with a single hole. The 1.28mm DEC and
2.56mm DEC each have a single hole that is located along the axis of the DEC. However,
the placement of the holes for the 2x1.28mm DEC are slightly offset (as seen in Figure 5.7)
and therefore will measure the current fluxes from a slightly different position. Due to the
sensitivity of the location, this compounded placement error could be significant. And
lastly, the machining and alignment of the DECs themselves introduces an error in terms
of the collection area for each electrode. If there are slight imperfections in the alignment,
there can be shadowing of the middle or bottom electrode.
When looking at trends in the current flux, the theory predicts that increasing pressure
should reduce the current flux to the electrodes. This theory is partially reflected in the
results for the bottom electrode flux, seen in Figure 6.11, and the middle electrode, seen in
Figure 6.10. For the middle electrode, the 2.56mm DEC and 2x1.28mm DEC each see
decreases however the 1.28mm DEC sees a slight increase in flux, but within the error bars.
For the bottom electrode, there are also slight decreases in current flux for each DEC, but
within the error bars. Meanwhile, for the top electrode, there is a slight rise in current flux
as the pressure increases from 15 mTorr to 40 mTorr, which is contrary to theory.
The lack of consistent trends in the pressure results can be explained by the relatively
narrow pressure window investigated combined with the size of the error in the
measurements. Without significant changes in the pressure, the resulting current fluxes do
not change more than the cumulative measurement error.
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This is also true of the RF power trends where the model predicts that increasing the
RF power should increase the current flux to the top and bottom electrodes, but reduce
the current flux to the middle electrode. The experimental results, however, show no clear
trend in the RF power dependency due to the small change in data, within the margin for
error.
Comparing the experimental results of the temporal distribution of the flux peaks with
the theoretical predictions, there are significant differences. The first difference is that
instead of the peak order being Top, Middle and then Bottom, the order is actually
reversed with the peak on the Bottom electrode occurring first. The second difference is in
the magnitude of the time delays, with the expected delays being approximately five
microseconds and the experimental results showing delays roughly 1000 times shorter.
However, in spite of these differences, the trends seen in the time delays by increasing
pressure and RF power appear to have close correlation between the prediction and the
results. As pressure is increased, it takes longer for the charged particles to register on the
Middle and Bottom electrodes while increasing the RF power reduces the time for the
charged particles to register. It is not entirely clear if, with the problems outlined in the
previous paragraph, these trends are genuine or coincidental.
The probable cause for the large difference in delay times between the theory and the
results is that the projected transit time is much larger than the period for the 13.56 MHz
wave. This means that charged particle are not constantly accelerated through the sheath,
down the vias, to the electrodes. Instead, they are accelerated in spurts (corresponding to
the driving frequency) down the via towards the electrodes. Therefore, the time between
peaks does not represent the total transit time, but rather the time between incoming
waves of charged particles. In semiconductor chips, the geometric dimensions are
considerably smaller and therefore the time for a charged particle to transmit from the top
to the bottom is considerably less than the period of the RF driver.
The aspect ratio had no clear effect on the current fluxes to each electrode but there is
evidence in the delay times that higher aspect ratios result in slower transit times. Figure
6.12 and 6.13 show that the delay times for the 1.28mm and 2x1.28mm DECs tend to be
close to each other and are usually less than the 2.56mm DEC. This result indicates that
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sidewall charging, as a result of the electron shading inherent in high aspect ratio features,
plays a role in slowing down the incoming ions.
7.2 Future Work
One of the limitations of the experimental results presented in this thesis, as evidenced by
the deviation from theoretical predictions, are the relatively small range of experimental
parameters used for both the pressure and the RF power. In order to form a more
comprehensive understanding of the effects of pressure and power, the DECs should be
tested under a wider range of values. Pressures extending up to 100mTorr (the upper limit
of the baratron used) would examine how sidewall charging is affected when there are
many gas and ion collisions taking place. Testing the DECs under higher RF powers would
show if the sidewall charging issues can be overcome by giving the charged particles more
energy. In addition, testing at smaller power increments, such as 50W instead of 100W,
would reveal if there are any behavior transitions as the RF power is varied. In general, it
can be easier to see trends when viewed over a wider range of conditions. Fluctuations in
results seen in Chapter 6 might be small blips on a larger trend.
In addition to the wider range of experimental parameters, another change that should
be investigated is to record more data during each experimental run. In Section 6.2 it is
explained that only three peaks are recorded for each DEC voltage signal in order to have
high temporal resolution. However, if more peaks are recorded and then included in the
analysis, this will help to shrink the size of the experimental error bars. As mentioned
previously, the error bars seen in the figures in Chapter 6 can be quite large and make it
difficult to draw clear conclusions. This is especially true of the figures representing data
from the middle electrode, due to the small magnitude of the current being measured. By
increasing the number of peaks recorded under the same experimental conditions, it will be
easier to focus on the true measurements.
Finally, in order to investigate the delay between peaks, it would be beneficial to have a
DEC constructed where the transit time between the top of the via and the bottom was
less than the period of the driving frequency. This would insure that the time between
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measured peaks was more representative of the actual transit time.
In order to expand the usefulness of the DECs in measuring and predicting sidewall
charging behavior, the gas compositions used should be changed to more closely replicate
those used in industry during actual plasma etching. The experiments conducted for this
thesis used strictly argon gas during testing due to its ability to form plasma, its
chemically inert nature and its well-known properties and behaviors. In actual plasma
etching, argon typically only constitutes a certain percentage of the gas chemistry and is
predominatly used as a carrier gas. More chemically active gas compounds are used,
typically involving a halogen such as chlorine, bromine, or fluorine, so that when the
compound dissociates in the plasma, the halogen can perform the chemical etching role.
By using the gas recipes used during actual plasma etching, the sidewall charging
behavior would be closer to what actually occurs during plasma etching. There are three
main difficulties with using etching gases. First of all, gases involving halogens can be quite
dangerous and toxic to humans and therefore extra precautionary measures would be
needed in order to deal with the exhaust from the vacuum pumps. The exhaust would
need to be properly neutralized and vented in order to prevent exposure to humans.
Secondly, the materials of the DECs may not be compatible with an etching plasma
and therefore the DECs could be ruined. Plasma etching is designed to remove material
and if the teflon and copper components of the DECs are etched, then the AR and
collection areas will change. It would be difficult, if not impossible, to study sidewall
charging using the DECs if the diagnostic tool itself is being etched away.
Finally, one of the benefits of using only argon is that in a plasma, argon will form a
positive ion. Gas compounds, especially those involving a halogen, can form a negative ion
when used to create a plasma. These negative ions can be more difficult to track the
behavior of, especially using the analysis conducted in this thesis where it is assumed that
positive current comes from the ionized argon atoms and the negative current from
electrons. If a more complex gas chemistry were to be used, the analysis method would
have to be significantly improved.
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7.3 MicroDECs
The DECs used during these experiments were machined using holes with millimeter-sized
diameters and aspect ratios of 5 and 10. These millimeter sizes are obviously much larger
than the feature sizes used in actual IC devices. However, as discussed in Chapter 3, the
AR of the holes seems to be the determining factor of when the sidewall charging becomes
an issue. Nonetheless, there may also be physical size effects that combine with the AR in
order to cause the twisting defect. Therefore, work has been done to create DECs on the
sub-micron scale in order to better replicate the dimensions that DRAM features are
fabricated on.
These “microDECs” are manufactured using the same fabrication techniques that are
used in making commercial IC devices, such as electron-beam evaporation, magnetron
sputtering, photolithography and plasma-enhanced chemical vapor deposition (PECVD).
This work was performed at the Micro and Nanotechnology Laboratory on the University
of Illinois campus, in the cleanroom facilities. The goal of the work is to create several
arrays of vias on a single silicon wafer with the arrays each having different diameter holes.
This creates a diagnostic with multiple ARs (same feature height, different feature width)
on the same silicon wafer. Figure 7.1 shows an example of one of these arrays during
preliminary testing, as seen through an optical microscope. The dense hole array is tucked
in the corner of an “L” bracket, which was used for locating purposes, and superimposed
on a sparse hole array.
Before the holes are etched, the different layers of the microDEC have to be created.
These layers are similar to the DECs’ alternating layers of conductors and insulators but
are built from the bottom up, on top of the sillicon wafer. The base layer is a silicon
dioxide insulator deposited using PECVD in order to isolate the microDEC electrodes from
the silicon wafer. Then the bottom electrode is a 50nm titanium layer (in order to form a
strong bond to the silicon wafer) topped by a 200nm gold layer (due to its plasma etching
resistance.) Subsequent layers alternate between 200nm silicon dioxide and 50nm
aluminum, both of which can be etched using plasma chemistries.
The design of the holes is created using electron-beam lithography, which is capable of
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Figure 7.1: Optical microscope image of dense hole array and location bracket used during
fabrication testing of microDECs
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printing features as small as 10nm. After the design is written onto the surface of the
microDEC, the etching steps take place in order to convert the design into actual holes
that extend through the layers. An example of etched holes can be seen in Figure 7.2 with
a scanning electron microscope (SEM) micrograph of the array as well as a zoomed in
micrograph of a single hole in Figure 7.3, with a goal diameter of 200nm. Since the actual
hole diameter is 367nm, this shows that the hole has been overetched.
Once all the processing was completed in order to form several independent arrays, all
of which with different AR, the silicon wafer would be diced in order to make each
individual array a separate microDEC.
Figure 7.2: SEM micrograph of array of etched holes for microDEC
Unfortunately, the fabrication of these microDECs is quite complicated due to the need
for electrical isolation for the electrodes while still allowing contact points in order to
measure current. In addition, each array is required to be electrically isolated from every
other array, requiring careful planning for each fabrication step. Due to limited
microfabrication experience, this project was not able to complete a functioning microDEC
that would aid the investigation of sidewall charging. Tenative plans were discussed with
Micron Technology to have them develop a series of microDECs, however this work has
been put on hold for the time being.
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Figure 7.3: SEM micrograph of a single hole in an array, with a diameter of 367nm
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